Table of Content  Branch Up  

Summary

Data Bus            : 16 bits
Address Bus         : 16 bits
Main Memory         : Up to 64 Kwords
Arithmetic          : Signed integer (two's complement)
Inst. decode method : Hard-wired logic

General Purpose regs: B, C, D, E: 16 bits double-buffered to Data and Address buses
Special Registers   : A, PC, SP : Accumulator, Program Counter and Stack Pointer
Hidden Registers    : IR, OR, F : Instruction Reg, Operand Reg and Flags register
Console Registers   : LAR, LDR  : Lamps-Address and Lamps-Data registers
                                  
Real-Time Timer     : 1 ms "computer tic".
Peripherals         : Memory Mapped
Interrupts          : 64K External Interrupts plus 256 vectored Internal Interrupts

Technology          : SSI/MSI HCMOS chips
Construction        : Prototyping boards housed in rack-mount multicard frames.
Clock Speed         : 4 MHz