Search   
Home  Print View  

 

Electronics

Branch Content

Fail Trap

Fail Trap is a special interrupt generated by the CPU when a Fail Condition is detected.

This interrupt is disabled after reset and, if wanted, it needs to be enabled by software (TE flip-flop set). In addition, the Enable Trap switch (TRAP) in the Console must be ON and the Halt-On-Fail switch (HOF) must be OFF.

A pointer to the trap routine is in memory at address 010H. When called, the fail flip-flop is reset automatically.

Powered by HelpBooks version 0.86, running at: melissa